Rare-earth ion doped potassium yttrium double tungstate, RE:KY(WO 4 ) 2 , is a promising candidate for the realization of on-chip lasers and amplifiers. Two major bottlenecks difficult the realization of compact, high-contrast devices. Firstly, the crystal can only be grown on a lattice matched substrate, leading to a low (<2·10 -2 ) refractive index contrast between core and cladding. Secondly, the required thickness for the high-index contrast waveguides, ~1 µm, makes a lapping and polishing approach very challenging. In this work we propose a novel polishing stop that will permit to accurately control the final thickness of the KY(WO 4 ) 2 waveguide within a few tens of nanometers. A 1 mm thick KY(WO 4 ) 2 substrate is flip-chip bonded with an adhesive layer onto a SiO 2 substrate. Afterwards a low temperature pulsed laser deposited (PLD) Al 2 O 3 layer -with the desired final thickness of the KY(WO 4 ) 2 waveguide core -is deposited on top of the assembly. The sample is then thinned using a multistep lapping and polishing procedure. Earlier work with a polishing stop made from SiO 2 , showed a decrease of the polishing speed with a factor 3-4, allowing the termination of the process within a tolerance of a few tens of nanometers.
INTRODUCTION
Rare-earth ion doped potassium yttrium double tungstate, RE:KY(WO 4 ) 2 is recognized as a promising material for onchip lasers and amplifiers. This crystal has a relatively high refractive index (n ≈ 2.00 @ 1550 nm [1] ) compared to other materials used in integrated optics, like SiO 2 or Al 2 O 3 . Furthermore it exhibits a large interionic spacing (<d> ≈ 0.5 nm [2] ) which allows high doping concentrations of rare-earth ions before clustering occurs. Additionally, the large emission and absorption cross-sections for rare-earth ions doped into this host material [3] makes efficient pumping possible in combination with small waveguide mode sizes. Previous studies have demonstrated waveguide amplifiers with a modal gain of ~1000 dB/cm at a wavelength of 980 nm [4] , lasers at ~1 μm wavelength with large tuning bandwidth [5] , [6] and highly efficient high power thulium doped waveguide lasers emitting around 2 μm (1.6 W of output power with over 80 % slope efficiency [7] ) grown using liquid phase epitaxy of doped layers onto undoped seed crystals. This method leads to a low (∆n < 0.02 [8] ) refractive index contrast between core and cladding. Relatively high pump powers are therefore necessary to invert the material. High index contrast waveguides are expected to reduce the pump power requirement, leading to highly efficient on-chip amplifiers and lasers. Furthermore, the high field confinement in such waveguides will make possible to benefit from the excellent non-linear properties of this material to produce very efficient non-linear devices. KY(WO 4 ) 2 layers cannot be grown directly on low refractive index substrates such as SiO 2 due to lattice mismatch. Heterogeneous integration is the preferred approach for the integration of KY(WO 4 ) 2 onto low refractive index substrates to form high-index contrast waveguides. For the heterogeneous integration a bulk KY(WO 4 ) 2 crystal is bonded on a SiO 2 substrate and subsequently thinned to the required thickness using various lapping and polishing steps. Sefunç et al. [9] demonstrated heterogeneously integrated KY(WO 4 ) 2 rib waveguides for the first time. Those waveguides where patterned using focus ion beam milling (FIB) on a 2.4 µm thick KY(WO 4 ) 2 layer. However, FIB milling is not the optimal approach for long devices due the limited writing field. Standard lithography followed by reactive ion etching are more scalable techniques. However, the layer thickness has to be controlled within tens of nanometers to guarantee uniform performance of the devices. Such uniformity cannot be achieved with the current process. In previous work [10] we demonstrated the first version of a novel integrated polishing stop to obtain a thin KY(WO 4 ) 2 layer. A pool was etched in a SiO 2 substrate and the bulk KY(WO 4 ) 2 crystal was then bonded with UV curable adhesive into this pool. Afterwards an extensive lapping and polishing procedure was performed until the surface of the SiO 2 substrate, the polishing stop, was reached. At that point, the polishing speed diminished by a factor of 3-4. This approach increased the tolerance of the process. However, the planarity of the layer could not be ensured over the entire surface area of the substrate. In this work, we demonstrate a new version of the polishing stop, which improves the planarity and controllability of the final thickness of the layer.
HETEROGENEOUS INTEGRATION WITH POLISHING STOP
There are numerous reports of heterogeneous integration of III-V materials on dielectric substrates using different bonding techniques. Adhesive bonding with BCB [11] , [12] , SU-8 and polyimides [13] have been reported. Surface activation with a combination of temperature and pressure has also been used, i.e., direct bonding [14] . These bonding methods require typically a high curing or process temperature (i.e., > 200 o C). The thermal expansion coefficient of KY(WO 4 ) 2 (8.4-19.8 ppm/K for respectively the a*-and c-crystaline axis [15] ) is much higher than that of the Mempax substrate used in earlier work [10] (CTE = 3.3 ppm/K [16]) causing stress in the bonding interface, which can result in cracks in either the substrate or crystal when elevated bonding temperatures are used. To eliminate the requirement of high process temperature, two UV curable optical adhesives are chosen, Norland Optical Adhesive 81 (NOA81, Norland Products Inc., USA) and Bohle LV740 (UV Adhesive Verifix LV 740, Bhole). A high planarity of the bonding layer is required to minimize the height difference in the final thin KY(WO 4 ) 2 layer. A glass bead filled adhesive is mimicked by fabricating pillars with a diameter of 6 µm and a spacing >100 µm in a pool area, 12 x 12 mm 2 , using standard lithography and fluorine-based reactive ion etching on a 20 x 20 mm 2 SiO 2 substrate, as shown in Figure 1 . A bulk KY(WO 4 ) 2 sample with lateral dimension of 10 x 10 mm 2 and 1 mm thick was then bonded, with one of the UV curable adhesives, on this SiO 2 substrate using a Finetech Lambda flip-chip bonder (Finetech GmbH, DE). A gimbal-tool and a large bonding force, F = 150 N, ensured good contact of the crystal with the pillars, which guarantees a planar bonding layer. The adhesive layer is then cured with flood UV exposure to chemically bond the layers together. For the final devices a KY(WO 4 ) 2 layer thickness of 1 µm is needed. Therefore a novel polishing stop was developed. The polishing stop is a layer of hard material that is deposited on the layer stack (KY(WO 4 ) 2 crystal bonded on SiO 2 substrate) with the thickness of the desired final layer of KY(WO 4 ) 2 . Deposition of the polishing stop layer (e.g. Al 2 O 3 or TiO 2 ) is done with room temperature pulsed laser deposition (PLD). A schematic representation of the complete stack is shown in Figure 2 . The polishing stop will reduce the polishing dramatically when the surface of the polishing stop is reached due to the larger surface area and the larger hardness of the majority of the surface. With this layer, the final thickness can be accurately reached. 
THINNING PROCESS
The bulk KY(WO 4 ) 2 layer has to be thinned from ~1000 µm to roughly 1 µm to meet the specifications for the final layer. High removal rates cannot be achieved by chemical etching on crystalline KY(WO 4 ) 2 and therefore a mechanical thinning approach is chosen. The KY(WO 4 ) 2 crystal has a Mohs' hardness of 4.0-5.0 and in previous thinning experiments chipping of the edges was observed, which causes scratches on the surface of the layer. The chipping was caused by the fact that the edges where rough and vertical, which made them vulnerable during the process. To avoid chipping, the edges have been beveled with a home built beveling tool, which was inspired on the making of polished finished facets on diamonds. Figure 3(a) shows a KY(WO 4 ) 2 substrate with beveled edges bonded to a SiO 2 substrate with a pool with pillars (as described above). Those bevels are made in three steps, shown schematically in Fig. 3(b) , where the slope becomes steeper closer to the bottom of the sample such that there are no sharp thin parts. Consecutively finer SiC paper is used such that the sides are not rougher than the surface area, which prevents clustering of lapping or polishing slurry in grooves on the edges. After the bonding procedure, the layer stack is mounted with low-melting temperature quartz wax (Alcowax, Nikka Seiko, JP) on an ultra-parallel glass plate that can be fixated with vacuum on the polishing jig (PM5 Logitech). Three KY(WO 4 ) 2 samples are mounted in a triangular configuration, shown in Fig. 4 , to assure a high degree of planarity across every individual sample. The planarity of the bond is assured by counting the newton rings and where necessary the height of the layer stack is adjusted before a heavy load is applied during cooling of the wax. For mechanical polishing there are four major factors that can influence the mechanical removal rate, the non-uniformity and the surface quality of the layer. Those factors are the downforce (i.e., load on the layer), kinematics (i.e., speed of the plate), slurry (i.e., flow rate, size, concentration and hardness of the particles), and the ground plate (i.e., hardness and conditioning) [17] .
For the thinning process Al 2 O 3 slurry is used on a cast iron disk as lapping materials, because Al 2 O 3 particles are harder than KY(WO 4 ) 2 (Mohs' hardness Al 2 O 3 ≈ 9.0-9.5, KY(WO 4 ) 2 ≈ 4.0-5.0) and, in combination with a hard iron plate, it gives a quick removal rate. The lapping stage is divided into three stages: course, intermediate and fine, for which 9, 3 and 1 µm Al 2 O 3 particles slurry is used respectively. Not only the particle size is reduced in every consecutive step but also the load on the layer and the rotation speed of the plate are reduced to have more control over the removal rate and less chance on chipping of the edges of the KY(WO 4 ) 2 . After the lapping stage the thickness of the KY(WO 4 ) 2 layer is reduced from ~1000 to ~2 µm above the polishing stop. The lapping stage is followed by two polishing steps both done on a softer polyurethane disk. First a coarse polish is done with 3 µm CeO 2 slurry (Mohs' hardness of ≈ 8.0) to quickly remove the traces from the lapping stage. Finally a fine polish is done with 40 nm SiO 2 slurry (Mohs' hardness ≈ 7.0) to get an optically smooth layer with the same thickness as the polishing stop.
RESULTS
With the presented thinning process, we have achieved layers with a surface tilt of 5.0·10 -3 degrees, which is still an order of magnitude larger than the final goal. During the medium lapping stage, defects on the edge of all three samples at two opposing sides were observed. This kind of defects ( Fig. 5(a) ) were not observed with a similar sample that was bonded on a flat SiO 2 substrate (Fig. 5(b) ). A possible plausible explanation for those defects is that the pillars act like suspension points. The thin layer (<50 µm) bounces into those pillars, like a string, and breaks off due to the too elevated stress on those points. The crystalline axis of the layer were identified using Raman microscopy. The observed defects where parallel to the c-crystallographic axis of the KY(WO 4 ) 2 . Figure 6 shows a schematic representation of the KY(WO 4 ) 2 structure. KY(WO 4 ) 2 is built from WO 6 octahedra joined by means of WO 2 W double bonds along the a*-axis and WOW single bonds along the c-axis. As it can be clearly seen in Fig. 6 , defects are more likely to occur along the caxis. For future experiments the edges of the KY(WO 4 ) 2 have to be beveled to avoid chipping, the thin layers (<50 µm) have to be surrounded by a layer of adhesive to give protection against the lapping particles and the effect of the size and spacing of the pillars has to be further investigated. Despite the appearance of these defects, which are currently under investigation, the planarity of the sample bonded onto the pillar spacers (surface tilt 5.0·10 -3 degrees) achieved better planarity compared to a sample bonded on a flat SiO 2 substrate (surface tilt 1.5·10 -2 degrees) although both samples followed identical polishing process. Future work have to be done to get this surface tilt an order of magnitude smaller to ensure single mode operation over the whole chip length. Unfortunately the room temperature PLD Al 2 O 3 could not be demonstrated because the adhesion was not strong enough with the SiO 2 substrate and it is ongoing work.
CONCLUSION
A thinning procedure to integrate KY(WO 4 ) 2 layers onto SiO 2 substrate have been developed. For a sample bonded on a substrate with pillar spacers a surface tilt of 5.0·10 -3 degrees was fabricated whereas a sample bonded on a flat substrate, and thinned with the same procedure, had a surface tilt of 1.5·10
-2 degrees. This shows that bonding on a pillar structure gives a better planarity of the layer. Future work has to be done to avoid defects on the edges due to the supporting pillars and the adhesion of the room temperature PLD deposited Al 2 O 3 polishing stop has to be improved to be able to achieve a thin optical smooth KY(WO 4 ) 2 layer.
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